发明名称 Interconnect lines for integrated circuits
摘要 A semiconductor process for forming bipolar junction transistors (BJTs) and metal-oxide-semiconductor (MOS) devices (30, 40) includes the steps of: (a) forming first silicide contacts coupled to said source, drain emitter and gate members, said first silicide contacts being impervious to subsequent etching steps and being allowed to overlap gate or isolation areas without electrical connection thereto; (b) depositing an insulative layer (89) over said BJTs and MOS devices; (c) masking said insulative layer to form openings to said selected ones of said first silicide contacts; (d) forming a second silicide layer on said first silicide contacts opened in step (e); (e) depositing an interconnective layer; (f) etching said interconnective layer, said second silicide layer, said insulative layer, but not said first silicide contacts, to define interconnect lines coupled to said source, drain emitter, base and gate members. <IMAGE>
申请公布号 GB2269938(A) 申请公布日期 1994.02.23
申请号 GB19930020221 申请日期 1993.09.30
申请人 * MICROUNITY SYSTEMS ENGINEERING INC 发明人 JAMES A * MATTHEWS
分类号 H01L21/02;H01L21/285;H01L21/768;H01L21/8248;H01L21/8249;H01L23/522;H01L29/10;H01L29/732;H01L29/78;(IPC1-7):H01L23/52 主分类号 H01L21/02
代理机构 代理人
主权项
地址