发明名称 RECEIVED DATA REPRODUCER
摘要 <p>PURPOSE:To unnecessitate a switch means as well as the decision for selection of clocks and to simplify the constitution of a received data reproducer by using only a simple fixed clock generating source after omitting both adaptive and fixed clocks. CONSTITUTION:A self-driving fixed clock generating part 32 is provided to generate a clock CLK that causes no transition of phase. A data sampling part 35 blanks and outputs the reproduced received data by the clock CLK the received data signal used as the input. Furthermore the data/clock relative delay parts 34 are provided before and after the part 35 to cause the relative delay between the phase of the received data signal and the phase of the clock CLK. Thus a single clock source 32 is used to sample the received data signal and therefore the constitution of a received data reproducer is simplified.</p>
申请公布号 JPH0621931(A) 申请公布日期 1994.01.28
申请号 JP19920175464 申请日期 1992.07.02
申请人 FUJITSU LTD 发明人 FURUKAWA YUKIO
分类号 H04L7/00;H04J3/06;H04L7/033;H04L7/04;H04L7/08;H04Q11/04;(IPC1-7):H04L7/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址