发明名称 DELAY ERROR CORRECTING DEVICE
摘要 PURPOSE:To provide a delay error correcting device for preventing the operation of a rapid command/data generating circuit from being interrupted by a comparatively slow error detecting circuit. CONSTITUTION:The command/data generator 1 and an error detecting circuit 2 are connected to a storage device in parallel and the circuit 2 detects the data error of data read out from the device 3, allows an output signal interrupting device 5 to interrupt the output of the device 1 by a control signal 10 and allows a microprocessor 4 to output a data resending request to the storage device 3. Thereby, even when a comparatively slow error detecting circuit 2 is used, the operation of the command/data generator requiring rapid access time can be prevented from being interrupted.
申请公布号 JPH05334110(A) 申请公布日期 1993.12.17
申请号 JP19920143797 申请日期 1992.06.04
申请人 NEC CORP 发明人 HIBARA HIROKI
分类号 G06F11/14;G06F12/16 主分类号 G06F11/14
代理机构 代理人
主权项
地址