Performing integer and floating point division using a single SRT divider

摘要

A method and apparatus for performing integer and floating-point divide operations using a single modified SRT divider 30 in a data processor 10. The floating-point and integer division is performed using SRT division on normalized positive mantissas (divided and divisor). Integer division shares portions of the floating point circuitry, however, the sequence of operations is modified during the performance of an integer divide operation. The SRT divider 30 performs a sequence of operations before and after an iteration loop to re-configure an integer divisor and dividend into a data path representation which the SRT algorithm requires for floating-point mantissas. During the iteration loop, quotient bits are selected and used to generate intermediate partial remainders. The quotient bits are also input to quotient registers 66 which accumulate the final quotient mantissa. A full mantissa adder is used to generate a final remainder.