发明名称 MSK CLOCK EXTRACT CIRCUIT
摘要 <p>PURPOSE:To operate the circuit stably without deterioration of the S/N of an extracted clock component even when temperature is subject to change or a bit rate becomes high. CONSTITUTION:A recovered carrier generating section 11 generates recovered carriers C1, C2 phase locked with a carrier and orthogonal to each other based on a received MSK modulation signal S10. Phase detection sections 12, 13 apply phase synchronization detection to the received MSK modulation signal S10 by using the recovered carriers C1, C2, respectively. Band pass filters 14, 15 eliminate harmonics included in output signals S11, S21 of the phase detection sections respectively. A multiplier section 16 multiplies the output signals S12, S22 of the band pass filters 14, 15. A full wave rectifier section 17 applies full wave rectification to an output signal S30 of the multiplier section and outputs a signal S40.</p>
申请公布号 JPH05236037(A) 申请公布日期 1993.09.10
申请号 JP19920036518 申请日期 1992.02.24
申请人 NEC CORP 发明人 TANIMOTO YOSHIO
分类号 H04L7/00;H03B28/00;H04L27/14;(IPC1-7):H04L27/14 主分类号 H04L7/00
代理机构 代理人
主权项
地址