| 摘要 |
In an integrated circuit having circuit components such as SRAM cells requiring a finite voltage level for operation, a power on reset circuit includes one of the circuit components in its output so that a power on reset (POR) signal is generated upon power supply turn on and the POR signal is deasserted only after the circuit component becomes operational and responsive to a &upbar& Psignal generated by the reset circuit.
|
