发明名称 METHOD AND CIRCUIT FOR NORMALIZING FLOATING POINT
摘要 PURPOSE: To provide a method and circuit for normalizing a floating point by using a register whose width is much smaller than that which is generally necessary for the processing of a data operand. CONSTITUTION: According as the scale of a register 36 is decreased, the number of circuits necessary for normalization is reduced, and a chip area necessary for the execution of an operation is decreased. A normalizing circuit is simplified so that data type whose appearance frequency is high can be efficiently operated by a floating point device. The data type and (or) instructions whose appearance frequency is statistically high necessitate a normalizing function in plural cycles. The width of a required register 36 necessary for the data type and (or) the instructions with high appearance frequency is extremely smaller than that necessary for the data type and (or) the instructions with low appearance frequency. The data are resolved into further smaller parts, and normalized by using the continuos cycles of the normalizing circuit instead of extending the width of the register, and adapting it to such low appearance frequency.
申请公布号 JPH05216620(A) 申请公布日期 1993.08.27
申请号 JP19920216059 申请日期 1992.08.13
申请人 INTERNATL BUSINESS MACH CORP <IBM> 发明人 FUAREIDON OSUMAN KARIMU;KURISUTOFUAA HANSU ORUSON
分类号 G06F7/00;G06F5/01;G06F7/76 主分类号 G06F7/00
代理机构 代理人
主权项
地址