发明名称 ATM BUFFER
摘要 <p>PURPOSE:To form the buffer with a simple circuit without increasing the area in the case of large scale circuit integration by forming latches in a matrix, connecting them by a transfer gate longitudinally and laterally and adding a gate to the matrix. CONSTITUTION:When an ATM cell is applied, an S/P conversion means 1 converts data forming a cell into parallel data. In this case, a TAG detection circuit 4 discriminates whether or not an inputted cell is a cell of its own port, and when the cell is a cell to its own port, a gate means 3 is set, and the cell is stored in a matrix means 2. Furthermore, when the cell is outputted, the data are outputted serially. A gate means 3 capable of selective transfer is added to the matrix means 2 formed by latches of a matrix form and connected longitudinally and laterally by transfer gates and a transfer function and a selection function are added to the outside to form the ATM buffer memory, then the area of an LSI is reduced in the case of large scale circuit integration.</p>
申请公布号 JPH05199254(A) 申请公布日期 1993.08.06
申请号 JP19920006631 申请日期 1992.01.17
申请人 FUJITSU LTD 发明人 TAKENO MINORU
分类号 H04Q3/52;H04L12/28;H04Q11/04 主分类号 H04Q3/52
代理机构 代理人
主权项
地址