发明名称 |
MAXIMUM GRADE DISCRIMINATING CIRCUIT |
摘要 |
PURPOSE:To reduce the number of elements and to increase the processing speed by changing a maximum value calculating circuit and a maximum grade identifying circuit in a conventional circuit to an analog maximum value circuit and an analog comparator respectively and eliminating a need of an A/D converter and eliminating a need to select an inference circuit which outputs a maximum grade value by time-division processing. CONSTITUTION:In a fuzzy operation circuit consisting of plural fuzzy inference circuits, the circuit which outputs a maximum grade of grades outputted from plural fuzzy inference circuits 1-1 to 1-n consists of an analog maximum value circuit 3, and outputs of these fuzzy inference circuits and the output of the maximum value circuit 3 are compared with each other by analog comparators 2-1 to 2-n to identify the fuzzy inference circuit which outputs the maximum grade. |
申请公布号 |
JPH05189587(A) |
申请公布日期 |
1993.07.30 |
申请号 |
JP19920004033 |
申请日期 |
1992.01.13 |
申请人 |
RES DEV CORP OF JAPAN;APOLLO DENSHI KOGYO KK |
发明人 |
O MASANARI;YOSHITAKE AKIO |
分类号 |
G06F9/44;G06G7/12;G06N7/02 |
主分类号 |
G06F9/44 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|