发明名称 Method and apparatus for memory retry
摘要 Memory retry logic to improve the resilience of system memory operations with respect to system errors or faults which prevent a memory read operation from being completed on a first attempt by allowing the memory to retry the operation once. The memory retry logic detects the occurrence of an improper response from the system element requesting a memory read operation when attempting to initiate the system bus operation for reading the data from memory to the requesting element and, if an improper response indicating that the requesting element is not accepting the bus operation request is detected, stores the memory operation request and the requested data and retries the data transmission on the next available bus cycle. If the memory receives an improper response of a specified type during a bus operation of a memory burst, the memory will terminate the operation and proceed to the next requested operation.
申请公布号 US5210867(A) 申请公布日期 1993.05.11
申请号 US19900593182 申请日期 1990.10.05
申请人 BULL HN INFORMATION SYSTEMS INC. 发明人 BARLOW, GEORGE J.;BOWDEN, III, RAYMOND D.;PENCE, MICHELLE A.
分类号 G06F11/14 主分类号 G06F11/14
代理机构 代理人
主权项
地址