发明名称 LOGICAL SIMULATION SYSTEM
摘要 PURPOSE:To improve the efficiency of logical simulation and decrease man-hours by suppressing the occurrence of a logical defect due to the same cause. CONSTITUTION:This logical simulation system utilizes a test program and consists of a logic circuit 1, a test instruction array group 2, a test instruction array takeout device 3, a code conversion device 4, a same-cause logical defect decision device 5, a logical defect information file 6, a skip instruction array file 7, a result decision device 9, etc. Then information codes in the logical defect information file 6 are compared with a test contents code obtained by the code conversion device 4; if there is a corresponding code found, a same- cause logical defect is decided and stored in the skip instruction array file 7 and then processing is repeated from the next test instruction array, but when no corresponding code is found, simulation is performed and the result decision device 9 makes an automatic decision.
申请公布号 JPH05101133(A) 申请公布日期 1993.04.23
申请号 JP19910261829 申请日期 1991.10.09
申请人 HITACHI LTD 发明人 SATO TOMOHIRO;OGUMA TOSHIO;SATO YOSHIO;HONMA KAZUYUKI
分类号 G01R31/28;G06F11/22;G06F11/25;G06F11/26;G06F17/50 主分类号 G01R31/28
代理机构 代理人
主权项
地址