发明名称 COMPLEMENTARY CIRCUIT
摘要 PURPOSE:To provide the hysteresis by raising the transition voltage of the CMOS inverter when the input voltage rises, and reducing the transition voltage when the input voltage lowers. CONSTITUTION:When the voltage of the input part 11 rises gradually, and the voltage of the part of 21 is higher than the transition voltage V21 of the inverter (consisting of MOSFET's15, 19), the transistors 14, 20 conduct, the source voltage of the transistor 13 rises, and therefore the part of 21 attains to the voltage V21. And an output of said inverter transits and the output 12 abruptly increases to VDD. Also, in case when the voltage of the input part 11 decreases gradually, the transistors 16, 17 conduct, and the hysteresis characteristic can be obtained by executing the same operation. When the voltage of the input part 11 is in proximity of VDD or GND, p channel or n channel MOSFET is cut off, and therefore the power consumption can be reduced.
申请公布号 JPS5672537(A) 申请公布日期 1981.06.16
申请号 JP19790149386 申请日期 1979.11.16
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 KUNINOBU SHIGEROU;ICHINOHE EISUKE
分类号 H03K3/353;H03K5/08;H03K17/30;H03K19/0948 主分类号 H03K3/353
代理机构 代理人
主权项
地址