发明名称 |
Vector bit-matrix multiply functional unit |
摘要 |
A method and apparatus provides bit manipulation of data in vector registers of a vector register computer system. Matrix multiplication is accomplished at a bit level of data stored as two matrices in a vector computer system to produce a matrix result. The matrices may be at least as large as 64 bits by 64 bits and multiplied by another 64 by 64 matrix by means of a vector matrix multiplication functional unit operating on the matrices within a vector processor. The resulting data is also stored at a 64 bit by 64 bit matrix residing in a resultant vector register.
|
申请公布号 |
US5170370(A) |
申请公布日期 |
1992.12.08 |
申请号 |
US19900616736 |
申请日期 |
1990.11.21 |
申请人 |
CRAY RESEARCH, INC. |
发明人 |
LEE, WILLIAM;GEISSLER, GARY J.;JOHNSON, STEVEN J.;SCHIFFLEGER, ALAN J. |
分类号 |
G06F15/78;G06F17/16 |
主分类号 |
G06F15/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|