发明名称 LOGIC CIRCUIT INCLUDING INPUT AND OUTPUT REGISTERS WITH DATA BYPASS AND COMPUTATION CIRCUIT WITH DATA PASS
摘要 A logic circuit comprises an input register for holding data to be computed, a computation circuit for computationally processing the data inputted from the input register to output the computationally processed result, and an output register for holding the computationally processed result outputted from the computation circuit, characterized in that the computation circuit includes computational data pass device for passing input data therethrough as it is without applying computation processing thereto, thus permitting data held in the input register to pass through the computation circuit and be inputted to the output register as it is. By simply varying the control inputs to the register and the computation circuit, it is possible to read data from an arbitrary register or write it thereinto. This easily gives a test without practically increasing an amount of wiring. Random access to each register can be performed without newly providing data bus or selector in a circuit in which registers and arithmetic and logic means are mixedly provided.
申请公布号 US5165034(A) 申请公布日期 1992.11.17
申请号 US19910776728 申请日期 1991.10.15
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 KANUMA, AKIRA
分类号 H01L21/822;G06F7/00;G06F7/57;G06F11/22;H01L27/04;H03K19/00 主分类号 H01L21/822
代理机构 代理人
主权项
地址