摘要 |
An apparatus for controlling outputs of read data in a semiconductor memory device, includes a plurality of output circuits, through which read data are supplied to an external circuit, an output controlling circuit which controls output operation of the output circuits, an address change detecting circuit which supplies an address detecting signal to the output controlling circuit, and a timing controlling circuit which controls the timing by which an output controlling signal of the output controlling circuit is supplied to the output circuits. The timing controlling circuit controls the timing of discharge in the output terminals of the output circuits, so that the discharge occurs in the output circuits sequentially with a predetermined time interval. Consequently, noise which affects the output circuits' ability to receive read data is prevented during discharge.
|