发明名称 |
A synchronous decoder for self-clocking signals. |
摘要 |
The invention is a synchronous decoder for self-clocking signals which uses a single, high frequency reference clock signal. The incoming signal is sampled at a very high rate ; a shift register temporarily stores the incoming samples. A window pointer register selects a particular bit of the shift register as the output signal. The position of the window pointer is maintained by a feedback loop which tracks any phase error in the incoming signal and shifts the window pointer accordingly. As a result, the output signal remains in phase lock with the incoming signal.
|
申请公布号 |
EP0508885(A2) |
申请公布日期 |
1992.10.14 |
申请号 |
EP19920400968 |
申请日期 |
1992.04.07 |
申请人 |
DIGITAL EQUIPMENT CORPORATION |
发明人 |
ENGELSE, WILLEM |
分类号 |
H04L7/027;H04L7/033;H04L25/06;H04L25/49 |
主分类号 |
H04L7/027 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|