| 发明名称 |
EPROM virtual ground array |
| 摘要 |
An electrically programmable read only memory contains alternating metal bit lines and diffused bit lines. Each diffused bit line is broken into a plurality of segments. Each of the segments of the diffused bit line comprises a virtual source. A multiplicity of floating gate transistors are arranged in rows and columns. The floating gate transistors in each column are divided into M groups of N floating gate transistors each. The floating gate transistors in the nth and the (n+1)th columns, where n is an odd integer given by 1</=n</=N and (N+1) is the maximum number of columns in the array are connected to the segments of one diffused bit line placed between the nth and the (n+1)th columns. At least one first transfer transistor is arranged to connect one segment comprising a virtual source to a first metal bit line. The first metal bit line functions as the source for the N floating gate transistors in the (n+1)th column connected to said one segment. At least one second transfer transistor connects the same one segment comprising a virtual source to a second metal bit line. The second metal bit line functions as a source for the N floating gate transistors in the nth column connected to said one segment. The removal of each select transistor from the cell where it previously resided in series with its corresponding floating gate transistor, and the combining of a plurality of select transistors into one select transistor substantially reduces the area taken by each memory cell in the array.
|
| 申请公布号 |
US5151375(A) |
申请公布日期 |
1992.09.29 |
| 申请号 |
US19900537553 |
申请日期 |
1990.06.13 |
| 申请人 |
WAFERSCALE INTEGRATION, INC. |
发明人 |
KAZEROUNIAN, REZA;EITAN, BOAZ;IRANI, RUSTOM F. |
| 分类号 |
H01L21/8247;H01L23/528;H01L23/535 |
主分类号 |
H01L21/8247 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
