发明名称 Compounding preprocessor for cache.
摘要 <p>A digital computer system is described capable of processing two or more computer instructions in parallel and having a cache storage unit for temporarily storing machine-level computer instructions in their journey from a higher-level storage unit of the computer system to the functional units which process the instructions. The computer system includes an instruction compounding unit located intermediate to the higher-level storage unit and the cache storage unit for analyzing the instructions and generating for to each instruction a compounding information which indicates whether or not that instruction may be processed in parallel with one or more neighboring instructions in the instruction stream. These tagged instructions are then stored in the cache unit with the compounding information. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to these functional units are obtained from the cache storage unit. At instruction issue time, the compounding information for the instructions is examined and those instructions indicated for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields. <IMAGE></p>
申请公布号 EP0496928(A2) 申请公布日期 1992.08.05
申请号 EP19910105248 申请日期 1991.04.03
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 VASSILIADIS, STAMATIS;BLANER, BARTHOLOMEW
分类号 G06F9/30;G06F9/318;G06F9/38 主分类号 G06F9/30
代理机构 代理人
主权项
地址