Low threshold BiCMOS circuit

摘要

A BiCMOS NAND circuit is disclosed employing low threshold n-channel FET transistors in conjunction with standard threshold n-channel FET transistors and standard threshold p-channel FET transistors. Circuit performance is maintained as the circuit devices are scaled to physically smaller FET devices and reduced power supply voltage. Furthermore, the circuit is interface compatible with standard CMOS circuits.