发明名称 Fault-tolerant interface circuit for parallel digital bus
摘要 A system for detecting and correcting a stuck condition on the bus lines of a parallel multi-channel data transmission system. The system comprises a transmitter for generating N data signal having first and second logic levels, a receiver for receiving said N signals, and a plurality of N data channels connecting said transmitter with said receiver. Each data channel comprises first and second Exclusive OR (XOR) gate means each having first and second input means and an output means. A data input signal is supplied to the first input means of said first XOR gate and the output of the second XOR gate is supplied to said receiver. Bus line means connects the output means of said first OR gate to the first input means of said second XOR gate. Logic means responds to unequal signal logic levels on the bus means and the data signal of any of said data channels to supply a first signal logic level to the second input means of all of said first and second XOR gates such that the signal logic level supplied to the first input means of said first and second XOR gate will be inverted. The logic means further responds to equal signal logic levels of said bus means and said data input signals of all of said data channels to supply a non-inverting signal logic level to the second input means of all of said first and second XOR gates.
申请公布号 US4298982(A) 申请公布日期 1981.11.03
申请号 US19800156264 申请日期 1980.06.03
申请人 RCA CORPORATION 发明人 AUERBACH, VICTOR
分类号 G06F11/00;H04L1/00;H04L1/20;H04L5/20;(IPC1-7):G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址