发明名称 Low-voltage detecting circuit.
摘要 <p>Disclosed herein is a circuit for limiting the output current IO of a power MOSFET T1. A resistor R2 converts the current IO into a low voltage VO. The low voltage VO is detected by a low-voltage detecting circuit. When the low voltage VO is higher than a predetermined value VOL, the output current IO of the power MOSFET T1 is limited. The low-voltage detecting circuit comprises bipolar transistors Q1 to Q4. The base and collector of the transistor Q1 are connected to each other. The collector of the transistor Q2 is connected to the emitter of the transistor Q1. The base and emitter of the transistor Q3 are connected to the bases of the transistors Q1 and Q2, respectively. The base and collector of the transistor Q4 are connected to the emitters of the transistors Q1 and Q3, respectively. The low voltage VO is applied to the node between the emitters of the transistors Q2 and Q4. &lt;IMAGE&gt;</p>
申请公布号 EP0485969(A2) 申请公布日期 1992.05.20
申请号 EP19910119327 申请日期 1991.11.13
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 YAMAKAWA, ISAO
分类号 H03K5/08;H03K17/08;G01R19/00;G01R19/165 主分类号 H03K5/08
代理机构 代理人
主权项
地址