| 摘要 |
System for securing the contents of RAM in digital circuits functioning with power supply switched off, containing a register separating from a multiplexed bus addresses with given address signals, characterized in that to the zeroing input of the register (R) is connected a power source (Uz) via a delaying circuit (Up) in the form of a resistance/capacity two-terminal network.<IMAGE>
|
