发明名称 FAULT COUNTERPLAN MANAGING SYSTEM FOR INFORMATION PROCESSOR
摘要 PURPOSE:To quickly execute a response to a fault and the application of a counterplan by executing response delivery date management, counterplan application delivery date management and remodeled parts stock management at the time of occurrence of a fault in an information processor, and when it arrives at a delivery date or has passed the time or a stock is lacking, automatically generating an alarm. CONSTITUTION:A service processor 20 is provided with a fault cause inspection management system 1 for managing fault analysis, a fault counterplan management system 2 for managing a fault counterplan and a parts stock management system 3 for managing application parts corresponding to the fault. When a fault is generated in an information processor 10, the system 1 generates a fault report, and when a response is not obtained until a response delivery date written in the fault report, displays an alarm. At the time of inputting a response including an operation plan, the system 1 informs the input of the response to the systems 2, 3. If the completion of fault counterplan application is not registered until the applied delivery date, the system displays an alarm, and when the stock is lacking, the system 3 displays an alarm. Thus, the response to the fault and the application of the counterplan can quickly be executed.
申请公布号 JPH04102937(A) 申请公布日期 1992.04.03
申请号 JP19900220259 申请日期 1990.08.22
申请人 NEC CORP 发明人 KOBAYASHI SHINICHI
分类号 G06F11/34;G06F11/22 主分类号 G06F11/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利