| 摘要 |
<p>An event signalling system is provided for a digital signal processor apparatus (10) which has a central data RAM (100), at least one computing processor (400), each computing processor having event occurrence circuitry, a plurality of data I/O processors (600), and a data RAM bus (125) coupled to the data RAM (100), the computing processor(s) (400) and the I/O processors (600). The event signalling system includes an address code generating circuit in each data I/O processor (600) for generating different predetermined address codes for each I/O processor (600) and for writing the predetermined address codes onto the data RAM bus (125) upon the occurrence of events of interest. The occurrence of the predetermined address codes on the data RAM bus (125) are monitored by an address decoder (196) which generates different signals depending upon the predetermined address code found. The signals from the address decoder (196) are carried by a flag bus to the event occurrence circuitry of the computing processor(s) (400) and if desired to output sections of the I/O processors (600) themselves.</p> |
