发明名称 AUTOMATIC EQUALIZER
摘要 PURPOSE:To suppress the variance of a tap gain due to noise component included in an input signal, by supplying only the data of upper rank M-bit among the data in a tap gain memory to a D/A converter. CONSTITUTION:An output of a transversal filter 4 is differentiated 6, and the polarity is decided at a comparator 7, and the output is sampled and stored in a buffer memory 8 as the polarity deciding data, which is added 9' to the LSB of the data corresponding to the K-th tap gain of a tap gain memory 10' before the next vertical synchronizing signal is incoming. The tap gain memory 10' consists of a circulation type shift register in NX(M+L)-bit, where the number of taps of the transversal filter is N. The output of the upper rank M-bit only of this shift register is supplied to a D/A converter 11.
申请公布号 JPS56169918(A) 申请公布日期 1981.12.26
申请号 JP19800074559 申请日期 1980.06.03
申请人 TOKYO SHIBAURA ELECTRIC CO;JAPAN BROADCASTING CORP 发明人 SAKURAI MASARU;OONISHI SHIYUNICHI;OBARA MASAHARU
分类号 H03H15/00;H03H17/00;H04B3/04;H04B3/14 主分类号 H03H15/00
代理机构 代理人
主权项
地址