发明名称 DATA PROCESSOR
摘要 PURPOSE:To recover an error at a high speed without reloading to the entirety in the case of intermittent trouble due to malfunction, etc., by rewriting a word where an error occurs in a RAM used exclusively for reading with initially loaded data. CONSTITUTION:When trouble occurs to the read-only RAM 1, a read data register 3 makes a parity check to detect an error and the operation of the device which uses the read-only RAM 1 is stopped. At this time, the error address is held in an error address register 9, the detected error is reported to a trouble processor 5, and the error address in the error address register 9 and the error data in a read data register 3 are inputted. Then the error address is used as the address of a loaded data storage means 6 to obtain corresponding data, which is used to send a write indication to the read-only RAM 1, thereby indicating restart actuation to the device. Consequently, an excessive temporary stop due to the operation stop or reloading of the device in the case of the trouble becomes unnecessary.
申请公布号 JPH0488434(A) 申请公布日期 1992.03.23
申请号 JP19900197181 申请日期 1990.07.25
申请人 NEC CORP;NEC ENG LTD 发明人 HASEGAWA ISAO;HASHIGUCHI TATSURO
分类号 G06F11/10;G06F9/22;G06F11/14;G06F12/16 主分类号 G06F11/10
代理机构 代理人
主权项
地址