| 摘要 |
A phase locking circuit for jitter reduction in a digital multiplex system includes a feed-back operational amplifier (OP). Two antiparallel coupled diodes (D1, D2) are arranged on one input of the amplifier for achieving automatic gain control, the other input of the amplifier being connected to a reference voltage (Ref). |
