Programmable delay circuit.

摘要

A programmable delay circuit (6) of the present invention is comprised of an input terminal (5a,5b) to which an input signal to be delayed is supplied, N (N >/= 2) delay circuits (G1...Gn) of a plurality of stages connected in cascade, a plurality of differential amplifier (D1...Dn-1) connected to respective stages between the delay circuits of the plurality of stages and having a pair of differential amplifier transistors (Q11,Q12...Qn-11,Qn-12) and current switches (Q1...Qn-1)for supplying a drive current from a common current source (9) to the pair of differential amplifier transistors, a common output terminal (VOUT, VOUTB) commonly connected to respective outputs of a pair of differential amplifier transistors of the plurality of differential amplifiers and a control circuit (10) for selectively controlling the current switches of the plurality of differential amplifiers, wherein even when any one of the current switches of the plurality of differential amplifiers is selected, delay amounts of the differential amplifiers become constant so that linearity of delay characteristic can be improved. Since a single common current source is employed, the power consumption is reduced. When a buffer stage (7) connected in cascade is provided between the outputs of the plurality of differential amplifiers and the common output terminal, the output capacitances of the differential amplifier transistors can be reduced and thus the programmable delay circuit of the present invention can be operated at high speed.