发明名称 MOS type input circuit.
摘要 <p>The source-drain paths of p-channel first and second MOSFETs (11, 12) are connected in series between a node, to which a high-potential power source voltage (Vcc) is supplied, and a signal output node (Out). The source-drain paths of n-channel third and fourth MOSFETs (13, 14) are connected in series between the signal output node (Out) and a node to which a low-potential power source voltage (Vss) is supplied. A signal from an input node (In) is supplied to the gates of said four MOSFETs in a parallel manner. The source-drain path of an n-channel fifth MOSFET (15) is connected in parallel to the source-drain path of the second MOSFET which is not directly connected to the node of the high-potential power source voltage (Vcc). The gate of the fifth MOSFET (15) is connected to the node of the high-potential power source voltage (Vcc). The source-drain path of a p-channel sixth MOSFET (16) is connected in parallel to the source-drain path of the third MOSFET which is not directly connected to the node of the low-potential power source voltage (Vss). The gate of the sixth MOSFET (16) is connected to the node of the low-potential power source voltage (Vss). &lt;IMAGE&gt;</p>
申请公布号 EP0454135(A2) 申请公布日期 1991.10.30
申请号 EP19910106725 申请日期 1991.04.25
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 KINUGASA, MASANORI, C/O INTELLECTUAL PROP. DIV.;SHIGEHARA, HIROSHI, C/O INTELLECTUAL PROP. DIV.
分类号 H03K3/3565;H03K19/003;H03K19/0185;H03K19/0948;H03K3/353 主分类号 H03K3/3565
代理机构 代理人
主权项
地址