发明名称 INPUT OUTPUT CONTROL SYSTEM USING A FIFO TO RECORD ACCESS INFORMATION OF CONTROL REGISTERS BY A MASTER DEVICE
摘要 A group of control registers for controlling a plurality of input output devices respectively are formed in random access memory which is connected to a microprocessor bus of an input output control device. A history of a program mode access from a central processing apparatus to the RAM is recorded in a first-in first-out memory (FIFO). The microprocessor of the input output control device reads an access information of the FIFO, accesses the group of the control registers on the RAM, and controls the input output device according to the read control information. Thus, control of a plurality of input output devices is carried out by one input output device.
申请公布号 US5062073(A) 申请公布日期 1991.10.29
申请号 US19900462883 申请日期 1990.01.03
申请人 FUJITSU LIMITED 发明人 MASUDA, HIROKI;KAWAMATA, TETSUO
分类号 G06F13/12 主分类号 G06F13/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利