发明名称 ERROR CHECKING CIRCUIT AND METHOD
摘要 PURPOSE: To realize the self checking of high performance by providing a means for selecting one output in ripple adders, a means for storing variable carry inputs when they are equal to a first value and a second value and a means of emitting an error signal based on the output. CONSTITUTION: Ripple adders 31 and 32 add Ai-Aj to Bi-Bj. An output multiplexer STMUX 33 gives a correct addition value to a latch A01 through a signal line 33A when a variable signal CARRY=1, and gives the correct addition value to a latch A02 when CARRY=0. The addition values stored in the latches A01 and A02 are compared by a comparator 37. When the two addition values are not equal, the comparator 37 outputs the error signal. Thus, the error can be detected by comparing the latches A01 and A02 in the stage when even one error occurs in a ripple carry stage.
申请公布号 JPH03204037(A) 申请公布日期 1991.09.05
申请号 JP19900292237 申请日期 1990.10.31
申请人 INTERNATL BUSINESS MACH CORP <IBM> 发明人 FUENNSHIEN UOOREN SHI
分类号 G06F7/50;G06F7/00;G06F7/499;G06F7/506;G06F7/507;G06F7/508;G06F11/14;G06F11/16;G06F11/18 主分类号 G06F7/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利