发明名称 Receiver and digital phase-locked loop for burst mode data recovery
摘要 A digital data receiver and digital phase-locked loop for providing rapid acquistion and decoding of burst mode data signals, such as Manchester encoded data, without ambiguity. A 180 DEG phase mis-lock detector and phase connector is provided to eliminate any phase-lock ambiguities that may occur. The mis-lock detector utilizes a Manchester data violation detector to determine if the correct phase of sample clock from the digital phase-locked loop is being used for decoding the Manchester data. The digital phase-locked loop utilizes a digital delay line with multiple taps, the appropriate tap, corresponding to a desired phase of a reference clock, is selected as the optimal sample clock. A phase detector determines the difference in phase, measured by the number of taps of the delay line, between the sampling clock phase and the incoming data transitions. The difference is accumulated in an integrator to select the optimal sampling clock phase tap. The phase correction of the sample clock results from switching to a tap on the delay line opposite to the tap being used as the sample clock. Typically, only three data transitions are needed for phase lock.
申请公布号 US5040193(A) 申请公布日期 1991.08.13
申请号 US19890387205 申请日期 1989.07.28
申请人 AT&T BELL LABORATORIES 发明人 LEONOWICH, ROBERT H.;SONNTAG, JEFFREY L.
分类号 H03M5/12;H04L7/033;H04L25/49 主分类号 H03M5/12
代理机构 代理人
主权项
地址