MESSAGE FIFO BUFFER CONTROLLER

摘要

MESSAGE FIFO BUFFER CONTROLLER A FIFO (first in first out) control circuit for providing address information to a FIFO memory. Two up counters are used; one to provide the write address and one to provide the read address. A multiplexer selects which addresses (read or write) are used. Two storage registers are used to temporarily "hold" the output from the counters. This enables the counters to be re-loaded with their original "count" to enable either a re-reading or a re-writing of a message stored in the FIFO memory. Logic circuitry is used to provide two status output signals, namely full (or not) and empty (or not).