发明名称 DEBUGGING SYSTEM FOR ARITHMETIC AND LOGIC UNIT
摘要 PURPOSE:To prevent the degradation in workability of debugging dependent upon manual operation by instructing the resetting of test circumstances based on recording of an unexpected interruption occurrence timing from a test object arithmetic and logic unit. CONSTITUTION:A test supporting arithmetic and logic unit 13 records an execution temporary interruption point and the partial change information of a function test program 121 at every execution temporary interruption point by a recording means 134 of execution temporary interruption points of a function test program 121. By an execution restarting and recording means 137, the test execution of a test object arithmetic and logic unit 11 is restarted and when unexpected interruption occurs, it is informed to the test supporting arithmetic and logic unit 13 by an informing means 111 and recorded the recording means 138 of the informing timing of unexpected interruption generating information. This operation is repeated till execution interruption at the execution temporary interruption point executed just before the occurrence report recorded by this recording means 138. Thus, test circumstance just before the occurrence of the unexpected interruption is automatically set again to improve the workability of debugging.
申请公布号 JPH03136142(A) 申请公布日期 1991.06.10
申请号 JP19890276914 申请日期 1989.10.23
申请人 HOKURIKU NIPPON DENKI SOFTWARE KK 发明人 TAKAHASHI KIYOAKI
分类号 G06F11/22 主分类号 G06F11/22
代理机构 代理人
主权项
地址