METHOD AND DEVICE FOR PRESSURE MAINTENANCE AND HEAT INSULATION OF BOILER UNDER STOPPAGE OF COMBUSTION,申请号JP19890122906-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	METHOD AND DEVICE FOR PRESSURE MAINTENANCE AND HEAT INSULATION OF BOILER UNDER STOPPAGE OF COMBUSTION
摘要
申请公布号	JPH02302501(A)	申请公布日期	1990.12.14
申请号	JP19890122906	申请日期	1989.05.18
申请人	HIRAKAWA TEKKOSHO:KK	发明人	KOBAYASHI HIROSHI;TOU KEIRIYOU;ISHITANI KIYOMIKI
分类号	F22B35/00;F22B37/00	主分类号	F22B35/00
代理机构		代理人
主权项
地址

您可能感兴趣的专利

OPTOELECTRONIC COMPONENT AND METHOD OF PRODUCING AN OPTOELECTRONIC COMPONENT

PHOTORESISTORS ON SILICON-ON-INSULATOR SUBSTRATE AND PHOTODETECTORS INCORPORATING SAME

CONNECTION OF PHOTOACTIVE REGIONS IN AN OPTOELECTRONIC DEVICE

Lateral DMOS Device with Dummy Gate

INTERNAL SPACER FORMATION FROM SELECTIVE OXIDATION FOR FIN-FIRST WIRE-LAST REPLACEMENT GATE-ALL-AROUND NANOWIRE FET

Semiconductor Composition Containing Iron, Dysprosium, and Terbium

IMAGE PICKUP DEVICE, IMAGE PICKUP APPARATUS, AND PRODUCTION APPARATUS AND METHOD

Displays Having Substrate Ledge Support

METHOD FOR MANUFACTURING THIN FILM TRANSISTOR AND RELATED ACTIVE LAYER FOR THIN FILM TRANSISTOR, THIN FILM TRANSISTOR, ARRAY SUBSTRATE, AND DISPLAY APPARATUS

IMPLEMENTING A HYBRID FINFET DEVICE AND NANOWIRE DEVICE UTILIZING SELECTIVE SGOI

CREATION OF WIDE BAND GAP MATERIAL FOR INTEGRATION TO SOI THEREOF

STRUCTURE AND METHOD TO PREVENT EPI SHORT BETWEEN TRENCHES IN FINFET EDRAM

SYSTEMS AND METHODS FOR HIGH-SPEED, LOW-PROFILE MEMORY PACKAGES AND PINOUT DESIGNS

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

PACKAGE STRUCTURE

METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE HAVING A MULTI-LAYER ENCAPSULATED CONDUCTIVE SUBSTRATE AND STRUCTURE

TEST STRUCTURE MACRO FOR MONITORING DIMENSIONS OF DEEP TRENCH ISOLATION REGIONS AND LOCAL TRENCH ISOLATION REGIONS

KEYCAPS WITH REDUCED THICKNESS

DOOR LOCKING DEVICE FOR HOUSEHOLD APPLIANCES