| 摘要 |
Combinational logic circuits are used with a temporary storage device holding data bytes to detect improper bits in both the lower and upper nibbles of the bytes. Combinations of bit patterns derived from both nibbles permit flagging the occurrences of a variety of bit errors existing in sequentially transmitted parallel data bytes.
|
