发明名称 ENAMELED CIRCUIT SUBSTRATE
摘要 PURPOSE:To reduce the number of times of baking for facilitating the circuit design further enhancing the reliability of an insulating layer by a method wherein the number of metallic cores of enameled substrates is increased more than two each. CONSTITUTION:The first metallic core is specified as a grounding circuit while the second metallic core is specified as e.g., 6V or 12V power supply line and after enameled electrodepositing and baking processes, an opening for viahole is made at required position to printed-bake the enameled circuit 3. Through these procedures, the freedom of circuit design is augmented to make the circuits very efficient further reducing the baking times required of at least four times down to only one time so that the deterioration of insulating layer due to the baking process may be avoided thereby enhancing the reliability of the title substrate.
申请公布号 JPH02113587(A) 申请公布日期 1990.04.25
申请号 JP19880266076 申请日期 1988.10.24
申请人 FUJIKURA LTD 发明人 YAJIMA KIYOSHI;OKUYAMA HITOSHI;SUZUKI TAKAO;ITOU MASANORI;URUGA KENICHI
分类号 C23D5/00;H05K1/05 主分类号 C23D5/00
代理机构 代理人
主权项
地址