发明名称 Method for manufacturing semiconductor devices.
摘要 <p>A method for manufacturing semiconductor devices comprising the steps of forming a first wiring pattern including first and second lower layers (11A, 11B) on a semiconductor body, forming an insulation film (14) which covers the first wiring pattern, forming a first hole (13B) of 1.5 mu m and a second hole (13A) of 3 mu m in first and second areas of the insulation film (14) which lie over the first and second lower layers (11A, 11B), forming a second wiring pattern having first and second upper layers (12A, 12B) respectively connected to the first and second lower layers (11A, 11B) via the first and second holes (13A, 13B). In the method, the hole formation step includes the sub-steps of forming a resist film which covers the insulation film (14), forming a resist pattern by effecting the photolithographic process of exposing the insulation film (14) to light by using a mask pattern having a first hole defining area of 1.5 mu m and a second hole defining area of 2.4 mu m, and etching the insulation film with the resist pattern used as a mask. The exposing light amount used in the resist pattern formation sub-step is previously determined so that the size of the first hole can be set equal to that of the first hole defining area, and the reduced amount of the second hole defining area is previously determined so that the size of the second hole obtained under the determined exposing light amount can be set to 3 mu m.</p>
申请公布号 EP0362867(A2) 申请公布日期 1990.04.11
申请号 EP19890118588 申请日期 1989.10.06
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 ABE, MASAHIRO INTELLECTUAL PROPERTY DIVISION;MASE, YASUKAZU INTELLECTUAL PROPERTY DIVISION;KATSURA, TOSHIHIKO INTELLECTUAL PROPERTY DIVISION
分类号 H01L21/302;H01L21/027;H01L21/30;H01L21/3065;H01L21/768;H01L23/522 主分类号 H01L21/302
代理机构 代理人
主权项
地址