| 摘要 |
A synthesizer circuit (10) with spur compensation utilizes fractional division in the synthesizer loop. Two accumulators are utilized for determining the divisor value N. The capacity of the two accumulators is selectable. An offset value is selectively introduced into the accumulators in order to produce a waveform having an acceptable spurious content. |
