发明名称 |
High data bandwidth synchronous interconnect bus structure protocol. |
摘要 |
<p>A modularly expandable computing system having a high bandwidth data bus structure including a high-speed synchronous interconnecting bus (52) and a corresponding signal protocol. The bus, protocol and system provide the maximum process data transfer of contiguous sequences of 8, 32-bit data word which can be transferred from a bus master (54) to a slave device (54) in sequence of two data frames, wherein address and control information of the first frame is overlapped with the data transfer provided in a second frame of a previously addressed data transfer device.</p> |
申请公布号 |
EP0334496(A2) |
申请公布日期 |
1989.09.27 |
申请号 |
EP19890301920 |
申请日期 |
1989.02.27 |
申请人 |
CROSFIELD ELECTRONICS LIMITED |
发明人 |
BALLARD, ROBERT STONEWALL |
分类号 |
G06F13/42;G06F13/36;G06F13/40 |
主分类号 |
G06F13/42 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|