| 摘要 |
The parallel processing system includes at least one parallel processing cell which comprises two processors (P1,P2) with the output signals transmitted by data transport links (L1,L2) which incorporate a communication processor (PO). The processor comprises detects (Dd) the output levels of each of the processors (P1,P2), timed memory circuits (M) storing the detected level, and a variable resistance circuit (R) establishing a resistive connection between processors in accordance with a predetermined law. The latter responds to the output state of the processors to determine whether to link the processors or to isolate them. USE/ADVANTAGE - Multi-processor neural network for use in high speed image processing, making use of re-routing algorithm, invoking variable resistance links, to improve processor utilisation.
|
