发明名称 |
Microprogrammable pipeline interlocks based on the validity of pipeline states |
摘要 |
An interlock of an instruction processing pipeline in a data processing system responsive to the validity of the pipeline stages within the instruction unit pipeline under microprogram control, is provided. Thus, a microprogram can provide for the release of a particular pipeline stage based on a selected characteristic of the valid signals generated by other stages of the pipeline. An interlock control signal is generated by a decode of a field in a microinstruction stored in a control store RAM or through hardwired decoding.
|
申请公布号 |
US4855947(A) |
申请公布日期 |
1989.08.08 |
申请号 |
US19870054947 |
申请日期 |
1987.05.27 |
申请人 |
AMDAHL CORPORATION |
发明人 |
ZMYSLOWSKI, ALLAN J.;MAIER, ROBERT M. |
分类号 |
G06F9/28;G06F9/38 |
主分类号 |
G06F9/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|