发明名称 HIGH-SPEED DATA TRANSFER SYSTEM FOR MULTI-PROCESSOR
摘要 PURPOSE:To increase a data transfer speed by putting the memories used as I/Os between plural processors and a bus line and transmitting again the data received from the processors directly to the bus line after transferring these data to those memories via the serial bit signals as necessary. CONSTITUTION:In case the data are transferred to a processor MP1 from a processor MPn, the data to be transferred from the MPn are inputted to a memory MEMn used as an I/O additional to the MPn and then sent directly to a bus line BUS after said transfer is through. In the same way, the data can also be transferred to other terminal equipments from processors via the BUS like the transfer of data performed between processors.
申请公布号 JPH01188975(A) 申请公布日期 1989.07.28
申请号 JP19880012175 申请日期 1988.01.22
申请人 TOYO COMMUN EQUIP CO LTD 发明人 TAKAHASHI SHIGEO;ANDO ICHIRO
分类号 G06F15/16 主分类号 G06F15/16
代理机构 代理人
主权项
地址