Lssd edge detection logic for asynchronous data interface.

摘要

An interface between a computer (11) and an asynchronous communications line (10) in which asynchronous data on the communications line sets a register (13) made up of latches designed according to LSSD rules, which is then read out and reset in synchronism with the computer.