发明名称 |
Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM |
摘要 |
A memory cell array is divided into four blocks. A sense amplifier and a restore circuit and provided in each of the blocks. The sense amplifier operates by a sense amplifier driving signal and the restore circuit operates by a restore circuit driving signal. A driving signal generating circuit generates two restore circuit driving signals at different timing. In order to generate the restore circuit driving signals, a block selecting signal, a block non-selecting signal, a sense amplifier driving signal and two dummy bit lines are used. Restoring operation in a block selected by the block selecting signal and restoring operation in a non-selected block are performed at different timing by the above described restore circuit driving signals.
|
申请公布号 |
US4833654(A) |
申请公布日期 |
1989.05.23 |
申请号 |
US19880144382 |
申请日期 |
1988.01.15 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
SUWA, MAKOTO;HIDAKA, HIDETO |
分类号 |
G11C11/409;G11C11/401;G11C11/4076;G11C11/4091 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|