Charge disturbance resistant logic circuits utilizing true and complement input control circuits

摘要

A cross-coupled load logic gate family which will keep voltage at a logic gate output below that of a switching threshold and a subsequent logic gate during a charge disturbance upset.