发明名称 INTERRUPTION PROCESSING SYSTEM
摘要 PURPOSE:To decide the task executing form of an arithmetic processor based on the priority level of the task by designating the reinterruption frequency to a field in a reinterruption permission command code which is produced to an input/output controller from the arithmetic processor. CONSTITUTION:A peripheral input/output controller IOC 4 performs the transfer of data between a main memory MEM 3 and an input/output device according to an action command code given from an arithmetic processor EPU 2. An interruption is applied to the EPU 2 as an action end report for the transfer of data, etc., by an interruption command code. Thus the EPU 2 produces a reinterruption permission command code including a field showing the reinterruption frequency to the IOC 4. Thus the IOC 4 kept under an interruption holding state performs the reinterruptions to the EPU 2 based on the reinterruption frequency and accepts the reinterruptions according to the priority level of a task. As a result, the task executing form of the EPU 2 is decided based on the task priority level.
申请公布号 JPS6476330(A) 申请公布日期 1989.03.22
申请号 JP19870234423 申请日期 1987.09.18
申请人 NEC CORP 发明人 FURUYA TSUKASA
分类号 G06F9/48 主分类号 G06F9/48
代理机构 代理人
主权项
地址
您可能感兴趣的专利