| 摘要 |
The adder circuit according to the subject of the invention does not have in its output area a final circuit which is combined with a standard one upwards shift circuit, but rather a special circuit 3, which brings about the raising of the intermediate result number by the number 1 in a specific way, if the output m of the dual full adder 6 has high potential. <IMAGE>
|
