CURRENT MIRROR CIRCUIT LAYOUT,申请号JP19880120772-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	CURRENT MIRROR CIRCUIT LAYOUT
摘要
申请公布号	JPS63305415(A)	申请公布日期	1988.12.13
申请号	JP19880120772	申请日期	1988.05.19
申请人	PHILIPS GLOEILAMPENFAB:NV	发明人	JIYANNDOUNI KUPU;MARUKU RIYA;FUIRITSUPU RAGE;JIYAAN POORU BARUDEIN
分类号	G05F3/26	主分类号	G05F3/26
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Redundancy selector circuit for use in non-volatile memory device

Trusted decision support system and method

Magnetic resonance system and method to detect and confirm analytes

Carton with opening feature and blank

Modified colorants and uses of the same

Method and system for storing inventory holders

Etch stop layer for silicon (Si) via etch in three-dimensional (3-D) wafer-to-wafer vertical stack

Topologically structured polymer coating

SACRIFICIAL ROTARY SCISSORS

Apparatus and methods of cortical surface registration and deformation tracking for patient-to-image alignment in relation to image-guided surgery

Method for producing a rigid polyurethane foam

Stabilized teriparatide solutions

Chemical mechanical polishing apparatus with rotating belt

Fluid squeegee head

Substrates having a position encoding pattern

Method for detecting data strobe signal

Apparatus and method for facilitating cooling of an electronics rack by mixing cooler air flow with re-circulating air flow in a re-circulation region

Computer graphics shader systems and methods

Modular interconnect circuitry for multi-channel transceiver clock signals