发明名称 BREAK LEVEL DETECTION CIRCUIT
摘要 PURPOSE:To respond to a various kinds of baud rates in an asynchronous transmission system flexibly, by providing a criterion value generating part which generates plural reference values to decide a break level. CONSTITUTION:A central processing unit 40 sends prescribed data and the write pulse of the data to the criterion value generating part 50c corresponding to the status of a data communication system. Then, the generating part 50c generates the plural reference values to decide the break level. And when a break time is measured, a reference break level time sent from the generating part 50c in advance is loaded on a counter part 50b. The counter past 50b detects a carrier at a time when reception data changes from a high level to a low level according to a loaded value, and outputs a break level pulse.
申请公布号 JPS63284954(A) 申请公布日期 1988.11.22
申请号 JP19870119814 申请日期 1987.05.15
申请人 FUJITSU LTD 发明人 KOBAYASHI KATSUMI
分类号 H04L1/16;H04L13/00;H04L29/08;H04L29/14 主分类号 H04L1/16
代理机构 代理人
主权项
地址